Show simple item record

dc.contributor.authorDogga, Raveendhra
dc.contributor.authorDhaouadi, Rached
dc.contributor.authorRehman, Habib-ur
dc.contributor.authorMukhopadhyay, Shayok
dc.date.accessioned2021-04-19T05:01:45Z
dc.date.available2021-04-19T05:01:45Z
dc.date.issued2020
dc.identifier.citationRaveendhra, D., Dhaouadi, R., Rehman, H., & Mukhopadhyay, S. (2020). LC Impedance Source Bi-Directional Converter with Reduced Capacitor Voltages. Electronics, 9(7), 1062. https://doi.org/10.3390/electronics9071062en_US
dc.identifier.issn2079-9292
dc.identifier.urihttp://hdl.handle.net/11073/21421
dc.description.abstractThis paper proposes an LC (Inductor and Capacitor) impedance source bi-directional DC–DC converter by redesigning after rearranging the reduced number of components of a switched boost bi-directional DC–DC converter. This new converter with a conventional modulation scheme offers several unique features, such as a) a lower number of components and b) reduced voltage stress on the capacitor compared to existing topologies. The reduction of capacitor voltage stress has the potential of improving the reliability and enhancing converter lifespan. An analysis of the proposed converter was completed with the help of a mathematical model and state-space averaging models. The converter performance under different test conditions is compared with the conventional bi-directional DC–DC converter, Z-source converter, discontinuous current quasi Z-source converter, continuous current quasi Z-source converter, improved Z-source converter, switched boost converter, current-fed switched boost converter, and quasi switched boost converter in the Matlab Simulink environment. MATLAB/Simulink results demonstrate that the proposed converter has lesser components count and reduced capacitors’ voltage stresses when compared to the topologies mentioned above. A 24 V to 18 V LC-impedance source bi-directional converter and a conventional bidirectional converter are built to investigate the feasibility and benefits of the proposed topology. Experimental results reveal that capacitor voltage stresses, in the case of proposed topology are reduced by 75.00% and 35.80% in both boost and buck modes, respectively, compared to the conventional converter circuit.en_US
dc.description.sponsorshipAmerican University of Sharjahen_US
dc.language.isoen_USen_US
dc.publisherMDPIen_US
dc.relation.urihttps://doi.org/10.3390/electronics9071062en_US
dc.subjectBi-directional converteren_US
dc.subjectLC impedance source converteren_US
dc.subjectDC-DC power converteren_US
dc.subjectBi-directional power flowen_US
dc.titleLC Impedance Source Bi-Directional Converter with Reduced Capacitor Voltagesen_US
dc.typePeer-Revieweden_US
dc.typeArticleen_US
dc.typePublished versionen_US
dc.identifier.doi10.3390/electronics9071062


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record